The search functionality is under construction.
The search functionality is under construction.

Author Search Result

[Author] Hoon KIM(120hit)

61-80hit(120hit)

  • IF-over-Fiber Technology Aiming at Efficient Bandwidth Utilization and Perfect Centralized Control for Next-Generation Mobile Fronthaul Links in C-RAN Architectures Open Access

    Shota ISHIMURA  Byung-Gon KIM  Kazuki TANAKA  Shinobu NANBA  Kosuke NISHIMURA  Hoon KIM  Yun C. CHUNG  Masatoshi SUZUKI  

     
    INVITED PAPER

      Pubricized:
    2017/10/18
      Vol:
    E101-B No:4
      Page(s):
    952-960

    The intermediate frequency-over-fiber (IFoF) technology has attracted attention as an alternative transmission scheme to the functional split for the next-generation mobile fronthaul links due to its high spectral efficiency and perfect centralized control ability. In this paper, we discuss and clarify network architectures suited for IFoF, based on its advantages over the functional split. One of the major problems for IFoF transmission is dispersion-induced RF power fading, which limits capacity and transmission distance. We introduce our previous work, in which high-capacity and long-distance IFoF transmission was demonstrated by utilizing a parallel intensity/phase modulators (IM/PM) transmitter which can effectively avoid the fading. The IFoF technology with the proposed scheme is well suited for the long-distance mobile fronthaul links for the 5th generation (5G) mobile system and beyond.

  • Long-Point FFT Processing Based on Twiddle Factor Table Reduction

    Ji-Hoon KIM  In-Cheol PARK  

     
    PAPER-VLSI Design Technology and CAD

      Vol:
    E90-A No:11
      Page(s):
    2526-2532

    In this paper, we present a new fast Fourier transform (FFT) algorithm to reduce the table size of twiddle factors required in pipelined FFT processing. The table size is large enough to occupy significant area and power consumption in long-point FFT processing. The proposed algorithm can reduce the table size to half, compared to the radix-22 algorithm, while retaining the simple structure. To verify the proposed algorithm, a 2048-point pipelined FFT processor is designed using a 0.18 µm CMOS process. By combining the proposed algorithm and the radix-22 algorithm, the table size is reduced to 34% and 51% compared to the radix-2 and radix-22 algorithms, respectively. The FFT processor occupies 1.28 mm2 and achieves a signal-to-quantization-noise ratio (SQNR) of more than 50 dB.

  • Multi-Standard CMOS LC QVCO with Reconfigurable LC Tank and Low Power Low Phase Noise Quadrature Generation Method

    Ji-Hoon KIM  Hyung-Joun YOO  

     
    PAPER

      Vol:
    E89-A No:6
      Page(s):
    1547-1551

    A VCO for multi-standard transceiver should operate in wide-tuning range, while providing low-phase noise quadrature outputs with low power consumption. In this paper, a multi-standard CMOS LC QVCO is designed utilizing reconfigurable LC tank and low power low phase noise quadrature generation method. Designed in 0.18 µm CMOS technology, the VCO achieved very wide tuning characteristics in two separate bands with low power consumption.

  • An H.264/AVC Decoder with Reduced External Memory Access for Motion Compensation

    Jaesun KIM  Younghoon KIM  Hyuk-Jae LEE  

     
    PAPER-Computer System

      Vol:
    E94-D No:4
      Page(s):
    798-808

    The excessive memory access required to perform motion compensation when decoding compressed video is one of the main limitations in improving the performance of an H.264/AVC decoder. This paper proposes an H.264/AVC decoder that employs three techniques to reduce external memory access events: efficient distribution of reference frame data, on-chip cache memory, and frame memory recompression. The distribution of reference frame data is optimized to reduce the number of row activations during SDRAM access. The novel cache organization is proposed to simplify tag comparisons and ease the access to consecutive 4×4 blocks. A recompression algorithm is modified to improve compression efficiency by using unused storage space in neighboring blocks as well as the correlation with the neighboring pixels stored in the cache. Experimental results show that the three techniques together reduce external memory access time by an average of 90%, which is 16% better than the improvements achieved by previous work. Efficiency of the frame memory recompression algorithm is improved with a 32×32 cache, resulting in a PSNR improvement of 0.371 dB. The H.264/AVC decoder with the three techniques is fabricated and implemented as an ASIC using 0.18 µm technology.

  • A Simplification of Proportional Fair Scheduling in Multi-Carrier Transmission Systems

    Hoon KIM  Sang-wook HAN  

     
    LETTER-Wireless Communication Technologies

      Vol:
    E93-B No:9
      Page(s):
    2469-2472

    Proportional fair scheduling attains a graceful trade-off between fairness among users and total system throughput. It is simple to implement in single carrier transmission systems, while changes to a prohibitively complex combinatorial problem for multi-carrier transmission systems. This letter addresses a couple of conditions that approximate multi-carrier proportional fair scheduling (MCPF) as carrier-by-carrier proportional fair scheduling (CCPF), which has much lower complexity than MCPF. Numerical results show that the proportional fairness metric of CCPF approaches to that of MCPF for those conditions.

  • Measurement of Early Reflections in a Room with Five Microphone System

    Chulmin CHOI  Lae-Hoon KIM  Yangki OH  Sejin DOO  Koeng-Mo SUNG  

     
    LETTER-Engineering Acoustics

      Vol:
    E86-A No:12
      Page(s):
    3283-3287

    The measurement of the 3-dimensional behavior of early reflections in a sound field has been an important issue in auditorium acoustics since the reflection profile has been found to be strongly correlated with the subjective responsiveness of a listener. In order to detect the incidence angle and relative amplitude of reflections, a 4-point microphone system has conventionally been used. A new measurement system is proposed in this paper, which has 5 microphones. Microphones are located on each four apex of a tetrahedron and at the center of gravity. Early reflections, including simultaneously incident reflections,which previous 4-point microphone system could not discriminate as individual wavefronts, were successfully found with the new system. In order to calculate accurate image source positions, it is necessary to determine the exact peak positions from measured impulse responses composed of highly deformed and overlapped impulse trains. For this purpose, a peak-detecting algorithm, which finds dominant peaks in the impulse response by an iteration method, is introduced. In this paper, the theoretical background and features of the 5-microphone system are described. Also, some results of experiments using this system are described.

  • Greedy Algorithm for Target Q Coverage in Wireless Sensor Networks

    Hoon KIM  Youn-Hee HAN  Sung-Gi MIN  

     
    LETTER-Network

      Vol:
    E94-B No:11
      Page(s):
    3137-3139

    Target Q coverage is needed to secure the stability of data collection in WSN. The targets may have different level of importance then the multiple-target coverage scheme must schedule sensors according to each target's weight to increase the network lifetime. The schedule scheme previously proposed for weighted coverage uses an iterative solution to solve the problem but it has long computation time. We propose a heuristic greedy-TQC algorithm to use the residual energy of sensors to generate multiple scheduling cover sets. A simulation shows a dramatic reduction in computation time. The greedy-TQC algorithm is suitable for the frequently topology-changing WSN and for the often changing targets' weights in WSN.

  • Analysis of Oversampling Effect on Selected Mapping Scheme Using CORR Metric

    Jun-Young WOO  Kee-Hoon KIM  Kang-Seok LEE  Jong-Seon NO  Dong-Joon SHIN  

     
    PAPER-Transmission Systems and Transmission Equipment for Communications

      Vol:
    E99-B No:2
      Page(s):
    364-369

    It is known that in the selected mapping (SLM) scheme for orthogonal frequency division multiplexing (OFDM), correlation (CORR) metric outperforms the peak-to-average power ratio (PAPR) metric in terms of bit error rate (BER) performance. It is also well known that four times oversampling is used for estimating the PAPR performance of continuous OFDM signal. In this paper, the oversampling effect of OFDM signal is analyzed when CORR metric is used for the SLM scheme in the presence of nonlinear high power amplifier. An analysis based on the correlation coefficients of the oversampled OFDM signals shows that CORR metric of two times oversampling in the SLM scheme is good enough to achieve the same BER performance as four times and 16 times oversampling cases. Simulation results confirm that for the SLM scheme using CORR metric, the BER performance for two times oversampling case is almost the same as that for four and 16 times oversampling cases.

  • ZigBee Based Location Estimation in Home Networking Environments

    Hyunggi CHO  Myungseok KANG  Jonghoon KIM  Hagbae KIM  

     
    LETTER-Networks

      Vol:
    E90-D No:10
      Page(s):
    1706-1708

    This paper presents a Maximum Likelihood Location Estimation (MLLE) algorithm for the home network environments. We propose a deployment of cluster-tree topology in the ZigBee networks and derive the MLE under the log-normal models for the Received Signal Strength (RSS) measurements. Experiments are also conducted to validate the effectiveness of the proposed algorithm.

  • Processor-Minimum Scheduling of Real-Time Parallel Tasks

    Wan Yeon LEE  Kyungwoo LEE  Kyong Hoon KIM  Young Woong KO  

     
    LETTER-Algorithm Theory

      Vol:
    E92-D No:4
      Page(s):
    723-726

    We propose a polynomial-time algorithm for the scheduling of real-time parallel tasks on multicore processors. The proposed algorithm always finds a feasible schedule using the minimum number of processing cores, where tasks have properties of linear speedup, flexible preemption, arbitrary deadlines and arrivals, and parallelism bound. The time complexity of the proposed algorithm is O(M3log N) for M tasks and N processors in the worst case.

  • Spatial-Temporal Combining-Based ZF Detection in Ultra-Wideband Communications

    Jinyoung AN  Sangchoon KIM  

     
    LETTER-Communication Theory and Signals

      Vol:
    E92-A No:7
      Page(s):
    1727-1730

    The performance of ultra-wideband (UWB) multiple input multiple output (MIMO) receiver based on the RAKE maximal ratio combiner (MRC) followed by a zero forcing (ZF) detector is analytically examined. For a UWB MIMO system with NT transmit antennas, NR receive antennas, and L resolvable multipath components, the proposed MIMO detection scheme is shown to have the diversity order of LNR-NT+1 and its analytical error rate expression is presented in a log-normal fading channel. We also compare the analytical BERs with the simulated results.

  • Packet Forwarding Scheme Based on Interworking Architecture for Future Internet

    Seokhoon KIM  Intae RYOO  

     
    LETTER

      Vol:
    E93-B No:3
      Page(s):
    546-550

    This paper introduces a packet forwarding scheme based on interworking architecture that can provide quite a good QoS by minimizing processing delay which is the major part of the timeliness factor in New Generation IP-based networks. Based on path and resource reservation mechanism, the POSIA makes routers on the packet forwarding path synchronize with each other and then forward packets. We have shown that the POSIA outperforms the existing packet forwarding schemes like IntServ, DiffServ and MPLS through computer simulations using OPNET.

  • MMIC Power Amplifier with on Chip Adaptive Predistortion Function for W-CDMA Mobile Terminals

    Joon Hyung KIM  Ji Hoon KIM  Youn Sub NOH  Chul Soon PARK  

     
    PAPER-Microwaves, Millimeter-Waves

      Vol:
    E87-C No:7
      Page(s):
    1192-1196

    This paper proposes a new on-chip linearizer self-adapting to the input power and its implementation to high linear monolithic microwave integrated circuit (MMIC) power amplifier for 1.95 GHz wide-band code division multiple-access (W-CDMA) system. The linearizer consists of InGaP/GaAs heterojunction bipolar transistor (HBT) active bias circuit and reverse biased junction diode of which dynamic admittance to input power level functions adaptively to control the bias to the amplifier. The proposed linearizer has little insertion power loss, and more importantly, it consumes no additional die area and DC power. The HBT MMIC power amplifier with the integrated linearizer exhibits a maximum output power of 30.3 dBm, a power gain of 27.5 dB, a power added efficiency of 42% at the maximum output power under an operation voltage of 3.4 V, and adjacent channel leakage power ratio of -38 dBc at 27 dBm of output power.

  • MSE Performance Evaluation of Zero-Padded CAZAC Sequence for Reasonable Utilization

    Jee-Hoon KIM  Hyoung-Kyu SONG  

     
    LETTER-Wireless Communication Technologies

      Vol:
    E90-B No:12
      Page(s):
    3712-3715

    The classical 4-phase constant-amplitude zero-autocorrelation (CAZAC) sequence with the length of 16 has been used for multifarious purposes such as channel estimation and frequency/timing synchronizations since it presents good performance even in low signal to noise ratio (SNR) conditions. However, as multiple transmit antennas are employed, its properties are easily destroyed by the effect of multipath. In this letter, we propose a technique which ensures that the conventional CAZAC sequence is reliable in a multi-antenna system by inserting nulls. The performance of the modified sequence is verified through the mean s quare error (MSE) performance with the least squares (LS) method.

  • Revisiting Shared Cache Contention Problems: A Practical Hardware-Software Cooperative Approach

    Eunji PAK  Sang-Hoon KIM  Jaehyuk HUH  Seungryoul MAENG  

     
    PAPER-Computer System

      Vol:
    E96-D No:7
      Page(s):
    1457-1466

    Although shared caches allow the dynamic allocation of limited cache capacity among cores, traditional LRU replacement policies often cannot prevent negative interference among cores. To address the contention problem in shared caches, cache partitioning and application scheduling techniques have been extensively studied. Partitioning explicitly determines cache capacity for each core to maximize the overall throughput. On the other hand, application scheduling by operating systems groups the least interfering applications for each shared cache, when multiple shared caches exist in systems. Although application scheduling can mitigate the contention problem without any extra hardware support, its effect can be limited for some severe contentions. This paper proposes a low cost solution, based on application scheduling with a simple cache insertion control. Instead of using a full hardware-based cache partitioning mechanism, the proposed technique mostly relies on application scheduling. It selectively uses LRU insertion to the shared caches, which can be added with negligible hardware changes from the current commercial processor designs. For the completeness of cache interference evaluation, this paper examines all possible mixes from a set of applications, instead of using a just few selected mixes. The evaluation shows that the proposed technique can mitigate the cache contention problem effectively, close to the ideal scheduling and partitioning.

  • Optimization of Field Uniformity in a Reverberation Chamber Using Quadratic Residue Diffusers

    Jung-Hoon KIM  Sung-Il YANG  Joong-Geun RHEE  

     
    LETTER-Electromagnetic Compatibility(EMC)

      Vol:
    E93-B No:10
      Page(s):
    2787-2790

    This letter presents results showing improved field uniformity in a reverberation chamber using quadratic residue diffusers. The optimal occupying ratio of the diffusers on one side wall of the chamber is presented. A reverberation chamber is an alternative to the semi-anechoic chamber, which is widely used for the analysis and measurement of electromagnetic interference and immunity. To analyze the field characteristics, quadratic residue diffusers were designed for the 1-3 GHz frequency band, and the FDTD method was used. At 1-3 GHz, the standard deviation of the test volume in the reverberation chamber was investigated. The reverberation chamber had good field uniformity when quadratic residue diffusers occupy 37.5-50% of one side wall of the reverberation chamber; the field uniformity saturated at the diffuser occupancy rate of 75%.

  • Error Performance of Prerake Diversity Combining-Based UWB Spatial Multiplexing MIMO Systems over Indoor Wireless Channels

    Jinyoung AN  Sangchoon KIM  

     
    LETTER-Wireless Communication Technologies

      Vol:
    E93-B No:10
      Page(s):
    2817-2821

    In this letter, we consider a novel ultra-wideband (UWB) spatial multiplexing (SM) multiple input multiple output (MIMO) structure, which consists of prerake diversity combiners in the transmitter and a zero forcing (ZF) detector in the receiver. For a UWB SM MIMO system with N transmit antennas, M receive antennas, and L resolvable multipath components, it is shown that the proposed prerake combining-based MIMO detection scheme has the diversity order of (LN-M+1) and its BER performance is analytically presented in a log-normal fading channel and also compared with that of a rake combining-based ZF scheme.

  • PAE Improvement of PCS MMIC Power Amplifier with a Bias Control Circuit

    Ji Hoon KIM  Joon Hyung KIM  Youn Sub NOH  Song Gang KIM  Chul Soon PARK  

     
    LETTER-Microwaves, Millimeter-Waves

      Vol:
    E86-C No:4
      Page(s):
    672-675

    A high efficient HBT MMIC power amplifier with a new on-chip bias control circuit was proposed for PCS applications. By adjusting the quiescent current in accordance with the output power levels, the average power usage efficiency of the power amplifier is improved by a factor of 1.4. The bias controlled power amplifier, depending on low (high) output power levels, shows 62(103) mA of quiescent current, 16(28) dBm output power with 7.5(35.4)% of power-added efficiency(PAE), -46(-45) dBc of adjacent-channel power ratio (ACPR), and 23.7(26.9) dB of gain

  • A New Robust Acoustic Crosstalk Cancellation Method with Sum and Difference Filter for 3D Audio System

    Lae-Hoon KIM  Jun-Seok LIM  Koeng-Mo SUNG  

     
    LETTER-Engineering Acoustics

      Vol:
    E85-A No:9
      Page(s):
    2159-2163

    In loudspeaker-based 3D audio systems, there are some acoustic crosstalk cancellation methods to enlarge the 'sweet spot' around a fixed listener position. However, these methods have common defect that most of them can be applied only to the specific narrow frequency band. In this letter, we propose the more robust acoustic crosstalk cancellation method so that we can cancel the crosstalk signal in far wider frequency band and enlarge 'sweet spot. ' For this goal, we apply a sum and difference filter to the conventional three loudspeaker-based 3D audio system.

  • DEMI: A Delay Minimization Algorithm for Cell-Based Digital VLSI Design

    Tae Hoon KIM  Young Hwan KIM  

     
    PAPER-VLSI Design Technology and CAD

      Vol:
    E82-A No:3
      Page(s):
    504-511

    This paper presents a heuristic algorithm that minimizes the delay of the given circuit through a two-pass cell selection in cell-based design. First, we introduce a new graph, called candidate web, which conveniently represents all cell combinations available for the implementation of the given circuit. We, then, present an efficient method to obtain a tentative set of optimal cells, while estimating the delay of the longest path between each cell and the primary output on the candidate web. In this step, multiple cells are allowed to bind the same logic gate. Finally, we describe how the proposed approach actually selects the optimal cells from the tentative set, which would minimize the circuit delay. Experimental results on a set of benchmarks show that the proposed approach is effective and efficient in minimizing the delay of the given circuit.

61-80hit(120hit)